Advanced FPGA Implementation
Advanced Level - 2 daysview dates and locations
Advanced FPGA Design tackles the most sophisticated aspects of the ISE® design suite and Xilinx hardware. Seven labs provide hands-on experience in this two-day training and cover the Xilinx Synthesis Technology (XST) tools.
This course requires the Essentials & Design for Performance course as a prerequisite. An intermediate knowledge of Verilog or VHDL is strongly recommended as is at least six months of design experience with Xilinx tools and FPGAs. The lecture material in this course covers the ISE tools and the Spartan®-6 and Virtex®-6 FPGAs.
This course is also available for in-house delivery. Please contact a member of the sales team to discuss your requirements.
Who should attend?
Engineers who seek advanced FPGA design training using Xilinx tools to improve FPGA performance and utilization while also increasing productivity
- Essentials & Design for Performance
- Intermediate knowledge of VHDL or Verilog is strongly recommended
- At least six months of design experience with Xilinx tools and FPGAs
- Xilinx ISE Design Suite: System Edition 13.1
- Architecture: Spartan®-6 and Virtex®-6 FPGAs*
- Demo board: Spartan®-6 FPGA SP605 board*
* This course focuses on the Spartan®-6 and Virtex®-6 architectures. Please contact Doulos for the specifics of the in-class lab board or other customizations.
After completing this comprehensive training, you will know how to:
- Create and edit a User Constraint File (UCF)
- Identify the I/O timing constraints and design modifications required for source-synchronous and system-synchronous interfaces
- Implement designs via the Tcl command line
- Use the PlanAhead™ tool to create area constraints
- Use design preservation techniques to simplify design ripple effects
- Change signals of interest in the ChipScope™ Pro tool for board-level debugging using the FPGA Editor
- Lab 1: Timing Closure Review
- UCF Editing
- Lab 2:UCF Editing
- Advanced I/O Timing
- Lab 3: Advanced I/O Timing
- Tcl Scripting
- Lab 4: Tcl Scripting
- Floorplanning and Effective Layout
- Lab 5: Floorplanning
- Design Preservation Techniques
- Lab 6: Leveraging Design Preservation for Predictable Results
- FPGA Editor: Viewing and Editing a Routed Design
- Lab 7: Advanced FPGA Editor
Note: Labs will be based on Xilinx ISE 12.1 software.
- Lab 1: Timing Closure Review – Use the Constraints Editor to enter timing constraints.
- Lab 2: UCF Editing – Write constraints directly into a UCF file to guide the performance results of implementation.
- Lab 3: Advanced I/O Timing – Compose timing constraints for source-synchronous and system-synchronous I/O interfaces. Analyze the timing and determine changes to optimize the interface timing.
- Lab 4: Tcl Scripting – Write ISE tool control commands in Tcl script files to create a project and implement the design. Explore how the Tcl interface is integrated with the Project Navigator tool.
- Lab 5: Floorplanning – Implement a design by using floorplanned constraints to improve the timing results over a design without floorplanning.
- Lab 6: Leveraging Design Preservation for Predictable Results – Utilize partitions to preserve timing results from one iteration to the next.
- Lab 7: FPGA Editor – Use the FPGA Editor to view and edit a design. Rapidly locate and swap signals of interest for ChipScope™ Pro tool cores.
|May 23rd, 2013||San Jose, CA||Please call Doulos sales|
|June 6th, 2013||Ringwood, UK||Enquire|
|July 18th, 2013||San Jose, CA||Book online|
Looking for team-based training, or other locations?
Complete an on-line form and a Doulos representative will get back to you »
Call Doulos to discuss your requirements »
Price on request
Back to top