ARM Cortex-M0 SoC Design
Standard Level - 2 days
view dates and locations
ARM® Cortex™-M0 SoC Design is a 2-day class for engineers designing SoC based around the ARM Cortex-M0 core. The ARM Cortex-M0 is the smallest ARM core especially designed and optimised for low power. The core has many things in common with the ARM Cortex-M architecture family. This class concentrates on the specific information needed to integrate this core into the System on Chip environment. The class includes not only an introduction into the ARM architecture, Cortex-M0 programmer's model, AMBA on-chip bus architecture and Cortex-M0 debug architecture options, it looks in detail at the Cortex-M0 Power Management architecture and the Interrupt behavioural of this core.
The class includes a number of worked examples developed by ARM to reinforce the lecture material.
Who should attend?
Hardware and system design engineers who need to understand the issues involved when designing SoC's around the ARM Cortex-M0 core.
Engineers who need to develop and write software can attend our ARM Cortex-M0 software class.
Pre-requisites
Some knowledge of embedded systems and familiarity with digital logic and hardware/ASIC design issues. A basic awareness of ARM is useful but not essential.
Training materials
This class uses training materials developed by ARM®.
Content
- Cortex-M0 Overview
- Cortex-M0 Programmer's Model and Instruction Set
- Cortex-M0 Processor Core
- Interrupt and Exception Handling
- Cortex-M0 Memory Map and Memory Types
- Cortex-M SysTick timer
- Cortex-M0 System Interfaces
- Cortex-M0 Clocks, Power Management
- Cortex-M0 Debug Architecture options
- Cortex-M0 Integration & Implementation
ARM and Cortex-M0 are registered trade marks of ARM Holdings Plc.
No public course dates are currently scheduled
Back to top
