A User's Experience with SystemVerilog

Doulos presented a paper at the SNUG Europe '04 conference. In this paper we reported our experience in using SystemVerilog to design and verify a CORDIC processor module.

Right-click on these links to download the paper and presentation in PDF format, and the source code and scripts as a tar-file.