cd $HOME/projects/mult_8x8/synthesis
  read -f verilog ../vhdl/mult_piped_8x8_2sC.v
  compile
  write -f db -hier -out mult_8x8.db mult_piped_8x8_2sC
  quit