Common Mistakes in SystemVerilog
The webinar has ended - sorry you missed it! To keep up to date with the latest training webinars sign up for Doulos emails
This webinar will explore the most common mistakes users of SystemVerilog make. These mistakes have been identified by observing the lab work of students participating in Doulos training classes. The webinar aims to help you avoid the pitfalls and, in the process, get your designs working faster.
Doulos Senior Member Technical Staff Doug Perry, will explore the topics listed below and provide useful tips and resources to help you. Practical examples will be provided using Aldec Riviera-PRO™ in the online simulation environment EDA Playground. The webinar will include live interactive Q&A participation for attendees with Doulos technical experts.
Topics include:Changing Wire Assignments
Static vs Automatic Variables
Static vs Automatic Tasks
Equality between Vectors
|If you have any queries, please contact email@example.com
SystemVerilog training and resources available NOW from Doulos:
- Range of classes available – Find our more about SystemVerilog – face-to-face training »
- SystemVerilog Golden Reference Guide - the perfect project companion - Buy online »
- Free online support resources including video tutorials – visit www.doulos.com/knowhow »
|SystemVerilog training from Doulos:|
||Dates / info / register »|
|View full training schedule »|
Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.