Thursday 16 August 2018

Developing & Delivering KnowHow

Home > Events > Acceleration-Ready UVM

Acceleration-Ready UVM

The webinar has ended - sorry you missed it! To keep up to date with the latest training webinars sign up for Doulos emails

Webinar Overview:

Easier UVM

The use of emulators and FPGA-based accelerators to speed up execution times for functional verification is increasing. At the same time, SystemVerilog and UVM have become the dominant language and methodology for writing functional verification environments for simulation.

In this webinar, we explain how to write or modify a UVM verification environment to gain maximum benefit when using a hardware accelerator or emulator. Using the Easier™ UVM Coding Guidelines, we explain how to partition the UVM verification environment between the host computer and the accelerator to optimize execution speed. We explain how the SCE-MI standard is used for communication between host and accelerator. Finally, we step through the compilation and execution flow for running a UVM simulation with an accelerator box.

Chris Szczur John Aynsley Doulos CTO John Aynsley and Hardware Verification Products Manager of Aldec Krzysztof Szczur, will present this training webinar, which will consist of a one-hour broadcast with interactive Q&A available to attendees throughout.

Attendance is free of charge.



UVM training and resources available NOW from Doulos:





Related scheduled training from Doulos
UVM Adopter Class
Dates / info / register »
Comprehensive SystemVerilog
Dates / info / register »
SystemVerilog for
New Designers

Dates / info / register »
View full training schedule »  
Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.

Privacy Policy Site Map Contact Us