Wednesday 14 November 2018

Developing & Delivering KnowHow

Home > Events > Easier UVM Register Layer Webinar

UVM Online Training

Easier UVM Register Layer

Format: Live on-line training event
Duration: 1 hour
Cost: FREE!
Schedule and Registration: Let me know when this webinar will run »

Webinar Overview:

What is Easier UVM Register Layer?
Just as UVM simplifies developing tests and testbenches, UVM also provides a simple way to model and access registers inside a design. This is known as the register layer. The UVM register layer has a simple user interface, but the plethora of features can be daunting and non-intuitive for beginners.

Easier UVM Register Layer is the perfect starting point for design and verification engineers seeking to simplify their test development, register testing, and design checking, and to maximize their verification reuse.

Dr David Long In this webinar Doulos Senior Consultant Dr David Long helps you to make sense of the UVM register layer. He covers the purpose of the register layer, explains the user interface, as well as how to construct a register model, integrate it into a verification environment, use it in tests and take advantage of the built-in register tests.

The training consists of a one-hour session, (see below for details) and the live event is interactive with Q&A participation from delegates.

And yes – it's FREE!

Content Summary:

Purpose and use of a register model register layer user interface How to create a register model How to integrate a register model How to use a register model in tests UVM's built-in register tests

Schedule and Registration:

This webinar has now finished.
Let me know when this webinar will run »


If you have any queries, please contact info@doulos.com



What is Easier UVM?
Easier UVM is a set of guidelines for learning and using UVM, the Universal Verification Methodology for SystemVerilog and is aimed at mainstream designers rather than power users specialising in verification.



UVM training and resources available NOW from Doulos:





Scheduled Verification Training from Doulos:
Expert VHDL Verification
Dates / info / register »
Comprehensive SystemVerilog
Dates / info / register »
SystemVerilog for Designers
Dates / info / register »
SystemVerilog for
Verification Specialists

Dates / info / register »
OVM Adopter Class
Dates / info / register »
UVM Adopter Class
Dates / info / register »
View full training schedule »  
Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.

Privacy Policy Site Map Contact Us