Monday 13 July 2020

Developing & Delivering KnowHow

Home > Events > How to take advantage of UVM-style run-time configuration in VHDL

Online Training

How to take advantage of UVM-style run-time configuration in VHDL

Format: Training webinar
Duration: 1 hour
Cost: FREE!
Schedule and Registration: Recording Available (see below - registration required)

Webinar Overview:

UVM users are familiar with using the UVM configuration database to control test settings. This allows you to run multiple different tests without having to recompile the testbench. But what if you're currently a VHDL user? Do you have to change to UVM just to get run-time configuration?

In this webinar we will
  • discuss the requirements for run-time configuration
  • give a brief overview of configuration methods in UVM (factory, config_db, command line)
  • look at the options for VHDL including tool specific Tcl and VHDL top level generics
  • show how a VHDL package can be written to emulate some of the features of the UVM configuration database
  • summarise the pros and cons of the different approaches

Alan Fitch

Find out how to run multiple different tests without the overhead of compiling.

Consultant Engineer, Alan Fitch, presents this training webinar, which consists of a one-hour session.

Register Now Button

If you have any queries, please contact

FREE online support resources with Doulos KnowHow:

Doulos KnowHow includes:
  • technical information
  • coding examples
  • guidelines
  • tips
  • tutorials
  • video guides
  • downloads.

Visit: »

Training available NOW from Doulos:

Verification Training from Doulos:
Comprehensive VHDL More information / enquire »
Expert VHDL More information / enquire »
Comprehensive SystemVerilog
More information / enquire »
UVM Adopter Class
More information / enquire »
Full range of Doulos training »  
View full Doulos training schedule »  
Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.

Privacy Policy Site Map Contact Us