Saturday 4 July 2020

Developing & Delivering KnowHow

Home > Training > RapidGAIN VHDL Using Xilinx

RapidGain™ VHDL Using Xilinx

Duration - 1 day

View dates and locations

RapidGain™ VHDL Using Xilinx is unique in offering delegates experience of the whole FPGA design flow, from VHDL coding and simulation through to downloading a design to a real device, all in a single day. Tightly focused and practical, this one-day hands-on training event will show new and prospective users how to get started with VHDL and Xilinx FPGAs.

Delegates will rapidly gain an understanding of the tools and processes involved in creating an FPGA design, achieving significant initial productivity gains. You will:

  • Understand the basic structure of Xilinx FPGAs
  • See how VHDL is used to capture and simulate your FPGA design
  • Implement a design, step by step, in the Xilinx ISE environment
  • Download and test your design on a Spartan 3E development board

RapidGain™ VHDL Using Xilinx is not available for in-house delivery.

Who should attend?

  • Digital designers thinking about making the first moves to VHDL and FPGA design
  • Managers who want to understand more about the process of creating FPGA designs and VHDL
  • Analogue or Systems designers who work with digital design teams


No prior experience of VHDL or Xilinx FPGAs and software is needed. You should have a basic understanding of digital logic design, and be computer-literate.

Structure and content

Getting Started with VHDL

What is an FPGA? • What is VHDL? • Tools for FPGA design • How does VHDL affect my design style? • Design flow • Design entity • Ports • Signals • STD_LOGIC • Signal assignment • Processes • Hierarchy • Testbenches • Simulation with ModelSim
LAB: Simulating a binary counter, using ModelSim

Using the Xilinx ISE Software

Xilinx ISE software • Creating a project • Constraints for timing and pins • Implementing a design using the ISE software • Gate-level simulation
LAB: Implementing counter using ISE, and programming a development board

Writing VHDL for Synthesis

Summary of VHDL constructs and their synthesis • Creating finite state machines Synchronous and Asynchronous controls • The NUMERIC_STD package
LAB: Modifying the counter, re-implement and re-program the FPGA

Where do I go from here?

Summary and conclusions • Doulos VHDL, and FPGA training roadmap

Looking for team-based training, or other locations?

Complete an on-line form and a Doulos representative will get back to you »

Back to top
Privacy Policy Site Map Contact Us