Arm Cortex-M0+ System Design
Standard Level - 3 daysview dates and locations
Arm® Cortex®-M0+ System Design is a 3-day class for software/hardware and verification engineers developing or supporting Cortem-M0+ based Systems on Chips. The course covers the Arm Cortex-M0+ programmer's model, instruction set architecture as well as hardware intergration, system interfaces, power management and debug infrastructure.
Who should attend?
Design teams working on the integration and verification of an Arm Cortex-M0+ based core.
- Some knowledge of embedded systems.
- A basic awareness of Arm is useful but not essential.
- Knowledge of programming in C.
- Experience of assembler programming is not required but would be beneficial.
This class uses training materials developed by Arm®.
Introduction to Arm
Tools Overview for Arm MicrocontrollersToolchain • Models • Debug & Trace • Development Boards
v6-M Programmerís ModelData types • Core registers • Modes • Exceptions • Instruction • Set Overview
v6-M Memory ModelSystem Caches • Write Buffers • TCMs • Memory Types • Endianness • Address Map
v6-M Exception HandlingException Model • Interrupts • Interrupt Handling • Prioritization and Control • Writing the Vector Table and Interrupt Handlers • Internal Interrupts and RTOS Support • Fault Exceptions
v6-M Compiler Hints and TipsBasic Compilation • Compiler Optimizations • Coding Considerations • Mixing C/C++ and Assembler • Local and Global Data issues
CMSIS OverviewCMSIS-CORE • CMSIS-DSP • CMSIS-RTOS • CMSIS-SVD • CMSIS-DAP
SysTick TimerBuilt-in Functions • Calibration Examples
AMBA AHB-LiteAHB Evolution • AHB-Lite Bus Protocol • AHB Signals
Processor CoreProcessor Pipeline • Instruction Execution
System InterfacesMemory System Bus Interfaces Details • Processor and Integration Levels
Integration ExampleWake-up Interrupt Controller • Debug Access Port • Micro Trace Buffer • Clock Gating
Power ManagementArchitectural Clock Gates • Sleep Modes • Power Domains • System Control
Cortex-M0+ DebugIntroduction to Debug • Debug Access Port (DAP) • Breakpoints/Watchpoints & Vector Catch • Cortex-M0+ Debug • System Control
Memory ProtectionMemory Types • Memory attributes • Memory Protection Regions Configurations
TraceMTB Operations • Register Description • Signal Description • Implementation Issues
Implementation and IntegrationRTL Configuration • Design Flow Step • Reference Methodologies Arm and Cortex-M0+ are registered trade marks of Arm Holdings Plc.
Looking for team-based training, or other locations?
Complete an on-line form and a Doulos representative will get back to you »
Back to top