Standard Level - 4 daysview dates and locations
VHDL-AMS Workshop is a comprehensive 4-day class covering the extension to VHDL for analogue and mixed-signal modelling, as well as the underpinning VHDL knowledge required. It includes VHDL-AMS language features, with examples of electronic circuits and systems, and new constructs are explained with reference to circuit simulation algorithms.
The first 2-days of the class examine the VHDL language essentials; coding for register transfer level writing test benches, using VHDL tools and the VHDL design flow. Engineers already proficient in VHDL can omit the 'Introduction to VHDL' module and attend just the last 2-days.
The course is split between interactive classroom-style lectures and practical hands-on exercises using a commercial simulation tool. The workshops are carefully designed to reinforce the material presented, and illustrate the scope of the language, with interesting exercises.
Who should attend?Engineers who wish to extend their knowledge of VHDL to the modeling of analogue and mixed-signal electronic circuits.
What will you learn?
- The essential syntax and semantics of the VHDL language
- How to write VHDL test benches in order to verify the functionality of your design
- How to write high quality VHDL code that reflects best practice in the industry
- How to organise design files and design flow in a VHDL based project
- How to use VHDL with the simulation tool of your choice
- The essential syntax of the VHDL-AMS language.
- The semantics of VHDL-AMS with respect to circuit and mixed-signal simulation.
- How to model basic electronic components.
- How to model larger mixed-signal systems.
- How to model at both circuit level and signal-flow level.
- How to combine VHDL-AMS models with legacy models.
Pre-requisitesKnowledge of SPICE or other analogue simulation tools would be advantageous, but is not essential. Some basic circuit theory will be used and a familiarity with the general concepts *such as Kirchhoff's laws) would be helpful.
Training materialsDoulos training materials are renowned as the most comprehensive and user friendly available. Their style, content and coverage is unique in the HDL training world, and has made them sought after resources in their own right. Class fees include:
- Fully indexed class notes creating a complete reference manual
- Workbook full of practical examples to help you apply your knowledge This includes a tool tour guide (to support the VHDL-AMS simulation tool used in the practical sessions).
- VHDL Golden Reference Guide; pocket companion full of syntax, hints, tips and 'gotchas' (4-day class attendees only)
Structure and Content
Introduction to VHDL (days 1-2)
IntroductionThe scope and application of VHDL • Design flow • Benefits • Tool and Technology independence • The VHDL world
Design EntitiesThe basic VHDL language constructs
Files and LibrariesThe proper organisation and use of VHDL source files and libraries • The compilation procedure
ProcessesThe process statement and its consequences for simulation and modeling
Sequential StatementsIf, case and loop statements w combinational logic and transparent latches • generating test vectors
TypesDefining new data types • modeling tri-state busses w manipulating vectors, using operators • conversion functions • standard packages
More on TypesMaking best use of integers and arrays • modelling memories
More on Design EntitiesParameterising designs for re-use • concurrent coding styles • using assertions to report errors
SubprogramsProcedures and functions in test benches and RTL code • understanding packages • operator overloading
VHDL-AMS Workshop (days 3-4)
IntroductionReview of VHDL 1076-1999 • Maths package 1076.2 • Signal flow modelling in VHDL • 1076.1 (VHDL-AMS) Background
Nature, Terminal, QuantityDefinition of a nature • Terminal nodes • Free quantities • across and through quantities • Electrical package
Simultaneous statementsSimultaneous statements • Implicit quantities • Solvability • Simultaneous if and case statements • Examples: resistor, capacitor, diode
NetlistsTerminal and quantity ports • Component instantiation • Signal flow modelling
Procedural statementsSequential programming constructs • Equivalent simultaneous statements • Equivalent functions • Examples: MOSFET, Opamp
Mixed-Signal simulation cycleSimulation cycle • Initialisation • Break statements • Time step control • Frequency and Noise domain modelling
Mixed-Signal modellingMixing concurrent and simultaneous constructs • Events • Examples: ADC, DAC
Pros and Cons of VHDL-AMSLimitations • Future of VHDL • Object-oriented VHDL • Future of VHDL-AMS
Looking for team-based training, or other locations?
Complete an on-line form and a Doulos representative will get back to you »Back to top