Friday 7 August 2020

Developing & Delivering KnowHow

Home > Training > Designing with the Zynq UltraScale+ MPSoC ONLINE

Live Online TrainingDesigning with the Zynq UltraScale+ MPSoC ONLINE

View dates and locations

PLEASE NOTE: This is a LIVE INSTRUCTOR-LED training event delivered ONLINE.

It covers the same scope and content as a scheduled face-to face class and delivers comparable learning outcomes. Daily sessions comprise 4-6 hours of class contact time.

Course Description

This five-day LIVE Online Training (LOT) course is structured to provide FPGA HW, SW and system architects with an overview of the capabilities and support for the Zynq UltraScale+ MPSoC family.


5 sessions

Who Should Attend?

FPGA HW, SW and system architects interested in understanding the capabilities and ecosystem of the Zynq® UltraScale+™ MPSoC device.


  • Familiarity with embedded processor architectures
  • Basic familiarity with programming languages such as C or C++
  • Basic familiarity with embedded operating systems

Software Tools

  • Vivado® Design Suite 2019.1
  • VirtualBox used for Linux emulation
  • QEMU used for HW emulation
  • Ubuntu desktop
  • All Software Provided for use by Doulos in the cloud for the Live Online Training Class


  • Minimum PC requirements (for Live Online Training classes)
    • Moderately powerful system with reliable high-speed internet connection

Skills Gained

After completing this comprehensive training, you will know how to:

  • Describe and use the hardware structure of a Xilinx Zynq UltraScale+ device
  • Configure and use the components in the Full Power Domain including the ARM Cortex A53 processors
  • Configure and use the components in the Low Power Domain including the ARM Cortex-R5 processors, the Platform Management Unit (PMU), and the Configuration and Security Unit
  • Develop and run code for the A-53, R5 and PMU processors
  • Effectively use power management strategies and leverage the capabilities of the PMU
  • Identify mechanisms to secure and safely run the system
  • Define the boot sequences appropriate to the needs of the system

Course Outline

  • Hardware sessions
    • Zynq UltraScale+ MPSoC Application Processing Unit
    • Zynq UltraScale+ MPSoC Real-Time Processing Unit
    • AXI Introduction and Usage
    • Zynq UltraScale+ MPSoC System Protection
    • System Memory Management Unit
    • Peripheral Protection Unit
    • Memory Protection Unit
    • Zynq UltraScale+ MPSoC Clocks and Resets
    • Zynq UltraScale+ MPSoC PMU
    • Zynq UltraScale+ MPSoC Booting
    • Summary

  • Software Sessions
    • ARM TrustZone Technology
    • QEMU
    • Zynq UltraScale+ MPSoC HW-SW Virtualization
    • MultiProcessor Software Architecture
    • Hypervisors
    • OpenAMP
    • Linux
    • Yocto
    • Open Source Library (Linux)
    • FreeRTOS
    • Zynq UltraScale+ MPSoC Software Stack
    • Zynq UltraScale+ MPSoC PMU
    • Zynq UltraScale+ MPSoC Power Management
    • Zynq UltraScale+ MPSoC Booting
    • First Stage Boot Loader
    • Summary

Course Dates:
September 21st, 2020 ONLINE Americas Enquire
October 5th, 2020 ONLINE EurAsia Enquire
November 9th, 2020 ONLINE Americas Enquire
November 30th, 2020 ONLINE EurAsia Enquire
indicates CONFIRMED TO RUN courses.

Looking for team-based training, or other locations?

Complete an on-line form and a Doulos representative will get back to you »

Back to top
Privacy Policy Site Map Contact Us