Monday 21 May 2018

Developing & Delivering KnowHow

Home > Training > Xilinx - Vivado Advanced Tools and Techniques

Xilinx - Vivado Advanced Tools and Techniques

(Also known as Advanced Tools and Techniques of the Vivado™ Design Suite by Xilinx)
Vivado Logo

view dates and locations

Course Description

This course tackles the most sophisticated aspects of the Vivado™ Design Suite and Xilinx hardware.

You will learn to:

  • utilize advanced static timing analysis
  • apply timing constraints for source-synchronous and system-synchronous interfaces
  • utilize floorplanning techniques to improve design performance
  • use Tcl scripting in both the project-based and non-project batch design flows.

Training Duration

2 days

Who Should Attend?

  • Engineers who seek advanced training in using Xilinx tools to improve FPGA performance and utilization while also increasing productivity.

Prerequisites

  • Xilinx Vivado FPGA Essentials
  • To gain benefit from this class, you MUST have attended Vivado STA & XDC of have equivalent hands-on experience using Vivado
  • Intermediate knowledge of Verilog or VHDL is strongly recommended
  • At least six months of design experience with Xilinx tools and FPGAs
  • Completion of Essential Tcl for Vivado is also recommended for engineers without prior Tcl experience.

Software Tools

  • Vivado System Edition 2014.1

Hardware

  • Architecture: 7 series FPGAs*
  • Demo board: None*
* This course focuses on the 7 series architecture. Please contact Doulos for the specifics or other customizations.

Skills Gained

After completing this comprehensive training, you will have the necessary skills to:

  • Explain the impact that manufacturing process variations have on timing analysis
  • Describe how min/max timing analysis information is conveyed in a timing report
  • Utilize the custom timing report options to build optimal timing reports
  • Utilize some of the advanced timing report features to control how delay paths are displayed in timing reports
  • Make appropriate I/O timing constraints and design modifications for source-synchronous and system-synchronous interfaces
  • Analyze a timing report to identify how to center the clock in the data eye
  • Utilize the most advanced features (area constraints) of the Vivado IDE to improve design performance
  • Use the Hierarchical viewer, Schematic viewer, and timing report information to make the best area constraints
  • Use scripting in project-based and non-project batch flows to synthesize, implement, and generate custom timing report

Course Outline

Day 1

  • Review of the Vivado STA and XDC course
  • Design Methodology
  • Advanced Timing Analysis
  • Demo: Timing Reports
  • System-Synchronous and Source Synchronous I/O Timing
  • Demo: System-Synchronous I/O Timing
  • Lab 1: Advanced I/O Timing
  • Introduction to Pblocks

Day 2

  • Floorplanning Techniques
  • Lab 2: Design Analysis and Floorplanning
  • Hierarchical Design
  • Project-Based and Non-Project Batch Design Flows
  • Scripting Using the Project-Based and Non-Project Batch Flows
  • Lab 3a: Scripting in the Project-Based Flow
  • Lab 3b: Scripting in the Non-Project Batch Flow
  • Appendix: HDL Coding Techniques
  • Advanced Timing Analysis

Lab Descriptions

  • Lab 1: Advanced I/O Timing - Make I/O timing constraints for a source-synchronous, double data rate (DDR) interface. Perform a static timing analysis of the interfaces to determine the optimal clock and data relationship for maximum setup and hold-time margin. Finally, adjust the data path delay to realize the optimal timing solution.
  • Lab 2: Design Analysis and Floorplanning - Explore the pre- and post-implementation design analysis features of the Vivado IDE. These features enable early detection of potential design issues, exploration of alternate devices, and floorplanning.
  • Lab 3a: Scripting in the Project Based Flow - Write Tcl commands in the project-based flow for the design process (from creating a new project through implementation).
  • Lab 3b: Scripting in the Non-Project Batch Flow - Write Tcl commands in the non-project batch flow for the design process (from creating a new project through implementation).

Looking for team-based training, or other locations?

Complete an on-line form and a Doulos representative will get back to you »
Back to top
Privacy Policy Site Map Contact Us