Saturday 26 May 2018

Developing & Delivering KnowHow

Home > Training > Xilinx Partial Reconfiguration

Xilinx Partial Reconfiguration

View dates and locations

Course Description

This course demonstrates how to use the Vivado® Design Suite to construct, implement, and download a Partially Reconfigurable (PR) FPGA design. You will gain a firm understanding of PR technology and learn how successful PR designs are completed. You will also identify best design practices and understand the subtleties of the PR design flow. This course also demonstrates how to use thee PR controller and PR decoupler IP in the PR process. You will also gain an understanding of PR implementation in an embedded system environment.
This course covers both the tool flow and mechanics of successfully creating a PR design. This course also covers both Ultrascale™ and 7 series architecture design requirements, recommendations, and expectations for PR systems. In addition, it describes several techniques focusing on appropriate coding styles for a PR system as well as system-level design considerations and practical applications. You will also identify techniques to debug PR designs.

Who should attend?

Digital designers who have a working knowledge of HDL (VHDL or Verilog) and the Xilinx design methodology and who want to learn partial reconfiguration techniques.

Prerequisites

Software Tools

Vivado Design or System Edition 2015.1 with PR license

Hardware Tools

  • Architecture: UltraScale and 7 series FPGAs*
  • Demo board: Kintex® UltraScale FPGA KCU105 board, Kintex-7 FPGA KC705 board, and ZedBoard

* This course focuses on the UltraScale and 7 series architectures. Check with Doulos for the specifics of the in-class lab board or other customizations.

** The UltraScale architecture versions of the "Using the PRC IP in a Partial Reconfiguration Design" lab and the "Using ILA Cores to Debug Partial Reconfiguration Designs" lab are not available because of QSPI and PRC issues on the KCU105 board. These two labs support only the 7 series architecture. The "Partial Reconfiguration in Embedded Systems" lab requires a ZedBoard for implementation.

Skills Gained

After completing this comprehensive training, you will know how to:
  • Build and assemble a Partially Reconfigurable system (UltraScale, 7 series, and Zynq® devices)
  • Define PR regions and reconfigurable modules with the Vivado Design Suite
  • Generate the appropriate full and partial bitstreams for a PR Design
  • Identify how Partial Reconfiguration affects various silicon resources, including block RAM, IOBs, fabric, clock buffers, and MGTs
  • Implement a Partial Reconfiguration systemusing the following techniques:
    • Direct JTAG connection
    • Floorplanning
    • Timing constraints and analysis

Course Outline

Day 1

  • Partial Reconfiguration Methodology
  • Demo: Partial Reconfiguration Flow
  • Partial Reconfiguration Tool Flow
  • Lab 1: Partial Reconfiguration Flow
  • Partial Reconfiguration Design Recommendations
  • Lab 2: Floorplanning
  • Optional: FPGA Configuration Overview
  • Partial Reconfiguration Bitstreams

Day 2

  • Demo: Partial Reconfiguration Controller (PRC) IP
  • Lab 3: Using the PRC IP in Partial Reconfiguration Designs
  • Managing Clocks, I/Os, and GTs
  • Managing Timing
  • Lab 4: Partial Reconfiguration Timing Analysis and Constraints
  • Partial Reconfiguration in Embedded Systems
  • Lab 5: Partial Reconfiguration in Embedded Systems
  • Debugging Partial Reconfiguration Designs
  • Lab 6: Using ILA Cores to Debug Partial Reconfiguration Designs

Lab Descriptions

  • Lab 1: Partial Reconfiguration Flow – Illustrates the basic Vivado Design Suite Partial Reconfiguration flow. At the completion of this lab, you will download a partial bitstream to the demo board via the JTAG connection.
  • Lab 2: Floorplanning – Illustrates how to create efficient Pblocks for a Partial Reconfiguration design. At the end of this lab, you will understand the impact of the SNAPPING_MODE property for a Pblock.
  • Lab 3: Using the PRC IP in Partial Reconfiguration Designs – Illustrates using the PRC IP and hardware triggers to manage partial bitstreams.
  • Lab 4: Partial Reconfiguration Timing Analysis and Constraints – Shows how area groups and Reconfigurable Partitions affect design performance.
  • Lab 5: Partial Reconfiguration in Embedded Systems – Illustrates implementing PR designs in an embedded environment.
  • Lab 6: Using ILA Cores to Debug Partial Reconfiguration Designs – Demonstrates using ILA cores to debug PR designs and shows which signals to monitor during debugging.

Looking for team-based training, or other locations?

Complete an on-line form and a Doulos representative will get back to you »

Back to top
Privacy Policy Site Map Contact Us