Zynq System ArchitectureAlso known as Zynq SoC System Architecture by Xilinx
view dates and locations
The Xilinx® Zynq® SoC provides a new level of system design capabilities. This course provides experienced system architects with the knowledge to effectively architect a Zynq system on a chip.
This course presents the features and benefits of the Zynq architecture for making decisions on architecting a Zynq SoC project. It covers the architecture of the Arm® Cortex®-A9 processor-based processing system (PS) and the integration of programmable logic (PL) at a sufficiently deep level that a system designer can successfully and effectively utilize the Zynq SoC.
The course also details the individual components that comprise the PS, I/O peripherals, timers, and caching, as well as the DMA, interrupt, and memory controllers. Emphasis will be placed on effective access and usage of the PS DDR controller from PL user logic, efficient PL-to-PS interfacing, and design techniques, tradeoffs, and advantages of implementing functions in the PS or the PL.
Engineers who need a deeper understanding of the Arm® Cortex®-A9 processor should attend Arm Cortex-A9 for Zynq System Design, which describes the principles and internal details of the Cortex®-A9 processor architecture itself, as opposed to the architecture of the Zynq processing system (PS) of which it is a part.
Who Should Attend?
- Digital system architecture design experience
- Basic understanding of microprocessor architecture
- Basic understanding of C programming
- Basic HDL modeling experience
- Vivado® Design or System Edition 2017.1
- Architecture: Zynq-7000 SoC*
- Demo board: Zynq-7000 SoC ZC702 or Zed board*
After completing this comprehensive training, you will know how to:
- Describe the architecture and components that comprise the Zynq SoC processing system (PS)
- Relate a user design goal to the function, benefit, and use of the Zynq SoC
- Effectively select and design an interface between the Zynq PS and programmable logic (PL) that meets project goals
- Analyze the tradeoffs and advantages of performing a function in software versus PL
- Zynq SoC Architecture Overview
- Inside the Application Processor Unit (APU)
- Processor Input/Output Peripherals
- Lab 1: Building a Zynq SoC Platform
- Introduction to AXI
- Zynq SoC PS/PL AXI Ports
- Lab 2: Integrating Programmable Logic on the Zynq SoC
- Zynq SoC Configuration
- Zynq SoC Memory Resources
- Zynq SoC PL Design Architecture
- Meeting Performance Goals
- Lab 3: Using DMA on the Zynq SoC
- Zynq SoC Software Design
- Debugging the Zynq SoC
- Lab 4: Debugging on the Zynq SoC
- Zynq SoC Tools and Reference Designs
- Lab 5: Running and Debugging a Linux Application on the Zynq SoC
- Lab 1: Building a Zynq SoC Platform - Examine the process of using the Vivado IP Integrator tool to create a simple processing system.
- Lab 2: Integrating Programmable Logic on the Zynq SoC - Connect a programmable logic (PL) design to the embedded processing system (PS).
- Lab 3: Using DMA on the Zynq SoC - Experiment with effectively using the PS DMA controller to move data between DDRx memory and a custom PL peripheral.
- Lab 4: Debugging on the Zynq SoC - Evaluate debugging the hardware and software components of a Zynq design.
- Lab 5: Running and Debugging a Linux Application on the Zynq SoC - Explore a software application executing under the Linux operating system on the Zynq SoC.
|November 25th, 2019||Ankara, TR||Enquire|
|June 15th, 2020||Ringwood, UK||Enquire|
|indicates CONFIRMED TO RUN courses.|
Looking for team-based training, or other locations?
Complete an on-line form and a Doulos representative will get back to you »
Back to top