easier

Introduction

Abstract

Easier UVM consists of a comprehensive set of coding guidelines for the use of UVM and an open-source UVM code generation tool that automatically generates the boilerplate UVM code for a project according to these guidelines.

Easier UVM helps individuals and teams get started with UVM, helps avoid pitfalls, helps promote best practice, and helps ensure consistency and uniformity across projects.

Easier UVM helps teams to become productive with UVM more quickly, and reduces the burden of maintaining a UVM codebase over time. Both the guidelines and the tool can be taken as they are or can be used as a starting point and modified according to the demands of a specific project.


Motivation

- SystemVerilog is large and complex
- Differences between simulators
- UVM is large and complex
- There's More Than One Way To Do It!
- New users don't know where to start

Benefits

- Helps getting started
- Learn best practice and avoid common pitfalls
- Become productive more quickly
- Be uniform and consistent across projects
- Reduces support costs over time

Visit Doulos at Booth 801 www.doulos.com



- General Guidelines
- Clocks, timing and synchronization

- Objections

- Tests
- Messaging
- Functional Coverage
- The Register Layer
- Agent Data Structure and Packaging

Coding Guidelines and Code Generation

Coding Guidelines

• Tests

- Reuse
- The factory and the configuration database
- Transaction-level ports and exports
- Virtual interfaces
- Run-time phases
- Virtual sequences and scoreboards
- Message ID and verbosity
- Register layer
- Functional coverage
- Structuring files

Coding Guidelines


- Lexical Guidelines and Naming
- Conventions
- General Code Structure
- Transactions
- Sequences
- Mostly common sense

More prescriptive

than UVM docs

- Components
- Connection to the DUT
- TLM Connections
- Configurations
- The Factory

Coding Patterns



class my_seq extends uvm_sequence #(my_tx); `uvm_object_utils(my_seq) function new(string name = "");

- super.new(name); endfunction
- task body;
- endclass

John Aynsley · Doulos · john.aynsley@doulos.com / Dr. Christoph Sühnel · Doulos · christoph.suehnel@doulos.com

Code Generation

Code Generation – INPUT

For each DUT interface, you specify


- Agent name uvc Name| spi
- Sequence item name and list of variables

uvc	item	spi_	_seq_
uvc	var	rand	logi
uvc_	var	rand	bit
uvc	var	rand	bit

• Interface name and list of clocks, resets & variables

uvc	_if	sr	pi_	if	
uvc	port		lo	ogic	cl
uvc	port		10	ogic	re
uvc	port		10	ogic	SC


• • •



Pattern 1 Pattern 2a

Pattern 2b





item ic [127:0] data; [6:0] no_bits; RX NEG;

.**k**; eset; clk_pad_o;