

Doing the Impossible:

Using Formal Verification on Packet Based Data Paths

Doug Smith Doulos - Austin, Texas

Abstract - Formal verification is known to work well in areas like control logic, interface protocols, and so on, but it is often dismissed for use on data paths since capacity becomes a significant issue. In particular, packet based protocols have potentially very large state spaces, which can pose a problem for formal. However, in this paper, a step by step process is presented, showing how to decompose a frame of data into simple formal constraints, modeling code, and assertions, which allows formal to fully explore the entire packet state space.

I. INTRODUCTION

All verification tools and flows have their limitations. Formal verification is known to be limited by its capacity due to *state space* caused by a large cycle depths and a large cones of influence. Thus, it is commonly believed that using formal on data paths typically does not work or at least requires abstraction. In general, this is true. Therefore, packet based protocols spanning multiple cycles and carrying large payloads would be virtually impossible, at least in theory. For example, an Ethernet TCP/IP packet can transfer over 9000+ bytes of data in a jumbo frame. It is easy to understand why most would consider this too large of a data path for formal verification to handle.

However, in the words of Alexander the Great, "There is nothing impossible to him who will try." Indeed, even with Ethernet jumbo frames, it is possible for formal verification to explore the entire Ethernet state space. The trick is understanding that while 9000+ bytes may be sent, the *valid state space* is actually quite small.

Consider the packet structure of an Ethernet jumbo frame illustrated in Figure [1]. Most of the jumbo frame is comprised of the data payload, which can have any value. For this part of the frame, we can let formal pick any random data it wants, removing the data portion from the state space needed to explore. What we are really interested in verifying with packet-based protocols is: (1) does the packet get parsed correctly? and (2) is the embedded control information in the packet correct? In other words, we are really verifying the control logic that is driven by the information from the packet.

With the payload removed from the formal state space, there are only a handful of fields remaining. While these fields may be quite large, most fields only have a few valid values, which we can easily constrain to reduce the state space further. Likewise, we can break up the packet into smaller structures so that each field of the packet is handled



Figure 1: Potential IPv4 state space up to jumbo frames of 2⁷²²⁸⁸ bit combinations [1].



separately instead of as one large state space. In other words, packet-based frames and protocols are not beyond the scope of formal verification; rather, formal can prove that your packet parser handles every packet correctly and finds all invalid packet corner cases¹, which is something hard to claim with other verification flows.

Using a small packet based protocol such as the CAN bus, this paper will outline a six step procedure for modeling packet data for formal verification, which can be used for any packet-based protocol.

II. MODELING PACKET BASED INPUT

A. Model the control logic

The first step to sending a packet of data is defining the hand-shaking protocol between the producer and the consumer. This is typically handled using a start-of-packet (SOP) and end-of-packet (EOP) handshake protocol (see Figure 2). This can be modeled using helper code or formal constraints.



Figure 2: Packet handshake protocol.

The CAN bus protocol refers to a packet as a frame² and does not explicitly use a handshaking protocol. However, these handshaking signals can be used to constrain formal and are shown here for other protocols that use them. The control logic could be modeled with some procedural code as follows:

```
module canbus (input clk,
1
2
                input rst,
3
                input rx,
4
                output tx,
                                  // Transmitter or receiver
5
                input tx rx);
6
7
     bit pkt sof;
                     // Start of frame
     bit pkt_eof;
8
                     // End of frame
                     // Valid packet
9
     bit pkt vld;
10
11
     // -----
12
13
     // (1) Model the control logic
     // _____
14
     bit
              in_progress;
                                       // Frame transaction in progress
15
     bit [7:0] total bits;
16
                                       // Total frame bits
                                       // Number of frame bits transmitted
17
     bit [7:0] tx bits;
18
19
     // Create an active flag
20
     wire active = pkt sof | in progress;
21
22
     always @(posedge clk or posedge rst) begin
23
            if ( rst ) in_progress <= 1'b0;</pre>
24
        else if ( pkt_eof ) in_progress <= 1'b0;</pre>
25
        else if ( pkt sof ) in progress <= 1'b1;</pre>
26
     end
27
```

¹ Provided the valid values of the packets are fully specified.

² The terms packet and frame are used interchangeably in this paper.

Using this modeling code, formal constrains are easily specified to create the handshaking signals:

```
28
      default clocking cb @ (posedge clk); endclocking
29
30
      // Control signal constraints
31
      property prop transfer;
32
         pkt sof <-> pkt vld[*1:$] ##0 pkt eof;
33
      endproperty
34
35
      asm_pkt_vld: assume property ( active <-> pkt vld );
36
      asm pkt sof: assume property ( $rose(pkt vld) |-> $rose(pkt sof) );
37
      asm_pkt_eof: assume property ( pkt_vld && (tx_bits >= total_bits) <-> pkt_eof );
38
      asm_pkt_notsof: assume property ( in_progress |-> !pkt_sof );
```

The prop_transfer property specifies the waveform shown in Figure 2. The other assumptions constrain formal from toggling the valid, start-of-frame, and end-of-frame signals while the transfer is in progress. The total_bits and tx_bits signals will be assigned in a later step.

B. Define the packet structure

The next step is allocating a vector or array to hold the generated packet. While it may be tempting to define one large vector, the larger the vector, the larger the state space. By breaking the packet into smaller chunks, it makes it easier for formal to synthesize and reduces the number of constraints needed for each field in the packet. For this paper, we implement the CAN bus protocol as shown in Figure 3.





Examining the CAN frame, the largest field is the data field, which can be up to 8 bytes, and the CRC is the second largest field at 16 bits. Therefore, we could arbitrarily break the packet into either 8 bits or 16 bits chunks. The size of the chunk will determine the number of properties and potentially the speed of the formal analysis. For this example, we use 8 bits as our chunk size, and we use a standard CAN frame and not the extended frame format. (However, we do include bit stuffing, but bit stuffing is addressed when we transmit the data in another step).

The next step is to define an 8 bit structure for each part of the packet. For parts that are greater than 8 bits, we will define multiple structures to represent the field. Of course, some parts of the structure may have extra bits if a field is not a multiple of 8, but anything extra will simply become unused bits³. Here is one possible way to define structs for the CAN packet (note, since the data is transmitted from MSB to LSB, any unused bits will be included at the bottom of the structure):

³ The smaller the packet is sliced, the less bits go unused, but at the cost of more structures and coding. The state space is unaffected by the extra bits because they are not used and pose no performance issue for the formal tool.

| 39 // | 81 // |
|-------------------------------------|---|
| 40 // (2) Define the packet struc | ture 82 // CRC |
| 41 // | 83 // |
| 42 // | 84 typedef struct packed { |
| 43 // Start of frame | 85 bit [14: 7] crc; |
| 44 // | 86 } crc high t; |
| 45 typedef struct packed { | 87 |
| 46 bit sof; | 88 typedef struct packed { |
| 47 bit [6:0] unused; | 89 bit [6:0] crc; |
| 48 } start of frame t; | 90 bit unused; |
| 49 | 91 } crc low t; |
| 50 | 92 – – |
| 51 // | 93 // Break out the CRC delimiter |
| 52 // Arbitration | 94 // so no bit stuffing occurs |
| 53 // | 95 // during the delimiter |
| 54 typedef struct packed { | 96 typedef struct packed { |
| 55 bit [10:3] id; | 97 bit crc delimiter; |
| <pre>56 } arbitration high t;</pre> | 98 bit [6:0] unused; |
| 57 | <pre>99 } crc delimiter t;</pre> |
| 58 typedef struct packed { | 100 — — |
| 59 bit [2:0] id; | 101 |
| 60 bit rtr; | 102 // |
| 61 bit [3:0] unused; | 103 // Acknowledge |
| 62 } arbitration low t; | 104 // |
| 63 | 105 typedef struct packed { |
| 64 // | 106 bit ack; |
| 65 // Control | 107 bit ack delimiter; |
| 66 // | 108 bit [5:0] unused; |
| 67 typedef struct packed { | 109 } ack t; |
| 68 bit ide; | 110 — |
| 69 bit r0; | 111 // |
| 70 bit [3:0] dlc; | 112 // End of frame |
| 71 bit [1:0] unused; | 113 // |
| <pre>72 } control_t;</pre> | 114 typedef struct packed { |
| 73 — | 115 bit [6:0] eof; |
| 74 // | 116 bit unused; |
| 75 // Data | <pre>117 } end of frame t;</pre> |
| 76 // | 118 |
| 77 typedef struct packed { | 119 typedef struct packed { |
| 78 bit [7:0] value; | 120 bit [2:0] ifs; |
| 79 } data t; | 121 bit [4:0] unused; |
| 80 — | <pre>122 } inter frame spacing t;</pre> |

With the packet structures defined, we can define a packed union to represent any part of the packet or frame. We include a member called *qbits* to explicitly access the packed union as a flatten queue of bits:

| 123 | <pre>// Combined packet type</pre> | |
|-----|------------------------------------|---------------------------|
| 124 | typedef union packed { | |
| 125 | start_of_frame_t | sof; |
| 126 | arbitration_high_t | arb_h; |
| 127 | arbitration_low_t | arb_l; |
| 128 | control_t | ctrl; |
| 129 | data_t | data; |
| 130 | crc_high_t | crc_h; |
| 131 | crc_low_t | crc_l; |
| 132 | crc_delimiter_t | <pre>crc_delimiter;</pre> |
| 133 | ack_t | ack; |
| 134 | end_of_frame_t | eof; |
| 135 | inter_frame_spacing_t | ifs; |
| 136 | bit [7:0] | qbits; |
| 137 | <pre>} pkt_item_t;</pre> | |

With our packet items defined, we now create an array that contains our CAN bus frame. Since we have 11 structures and the data can be up to 8 bytes in a frame, we set the size of the array to be at least 18 plus an extra array element for terminating the frame:

| 138 | // Packet items | | |
|-----|------------------------|-------|------------------|
| 139 | localparam NUM ITEMS = | 1 + | // SOF |
| 140 | - – | 1 + | // ARB H |
| 141 | | 1 + | // ARB L |
| 142 | | 1 + | // CTRL |
| 143 | | 8 + | // DATA |
| 144 | | 1 + | // CRC H |
| 145 | | 1 + | // CRC_L |
| 146 | | 1 + | // CRC_DELIMITER |
| 147 | | 1 + | // ACK |
| 148 | | 1 + | // EOF |
| 149 | | 1 + | // IFS |
| 150 | | 1; | // NONE |
| 151 | | | |
| 152 | pkt item t packet [NUM | ITEMS | +1]; |

When we define the packet array, we allocate one more location so our formal properties will synthesize and work correctly, which is explained in the last step.

Associated with each chunk in the frame is another structure to keep track of its field kind or type, length, and a running tally of the overall length (as the number of bits or bytes depending on the protocol) of the frame. While this information can be embedded in each packet structure above, by separating out this information, we keep the size of the packet structure smaller for the formal tool and ensure that it does not affect the packet's state space. For example, the following code defines this additional structure:

```
153
      // _____
154
     // Packet Structure
155
     // _____
156
     typedef enum bit [3:0] { SOF, ARB H, ARB L, CTRL, DATA, CRC H, CRC L,
157
                             CRC DELIMITER, ACK, EOF, IFS, NONE } pkt item kind t;
158
159
      typedef struct packed {
160
         pkt_item_kind_t kind;
         bit [7:0]
161
                         length;
162
         bit [7:0]
                         total length;
163
      } packet info t;
164
165
      packet info t packet info [NUM ITEMS+1];
```

Once again, the purpose of this step is to break the packet-based protocol into smaller, manageable chunks, which reduces the state space for formal and simplifies its formal synthesis. Conceptually, the arrays are illustrated in Figure 4, showing how the structures map back to the packet diagram. The length field represents the number of bits used in that element, and the total_length is the length of the entire packet/frame from that array element onwards.





Figure 4: Example mapping of a CAN frame to the packet and the packet_info arrays.

C. Define the packet constraints

With the packet structures defined, we constrain our packet arrays to represent a valid, basic CAN frame. First, some helper constraints are added to keep track of each frame item, and tally up the total packet size:

```
166
      11
167
      // (3) Define packet constraints
168
      // ------
169
      sequence seq kind(n, k);
170
         packet_info[n].kind == k;
171
      endsequence
172
173
      sequence seq total length(n);
174
         packet info[n].total length == packet info[n+1].total length +
175
                                         packet info[n].length;
176
      endsequence
177
178
      sequence seq length(n, l);
179
         ( packet info[n].length == 1 ) and seq total length(n);
180
      endsequence
181
182
      sequence seq terminate length(n);
         ( packet_info[n].length == 0 ) &&
183
184
         ( packet_info[n].total_length == 0 );
185
      endsequence
```

The n passed into the named sequences represents the element in the packet arrays shown above. With the seq_total_length sequence, the total length is calculated using the current element's length and the next element's length (n+1). The seq_length sequence sets the length and then calls the seq_total_length . This technique of reaching into the previous or next element in the frame is one way to pass information about the entire packet to the header fields (like the total packet/frame length) or for error checking functions (like checksum or CRC).

Now a property constraint needs written for each element in the packet to specify its legal values. Each property is passed an index into the packet array (n), and the packet element's kind, length, and legal values for its structure's members are described within the named property:

```
186
      11
187
      // Start of frame
188
     11
189
      property prop sof(n);
      seq_kind(n,SOF) and
190
191
         seq length(n,1) and
192
         (packet[n].sof.sof == '0) and
193
         (packet[n].sof.unused == '0);
194
      endproperty
195
196
      11
      // Arbitration
197
198
      11
      enum bit { DATA_FRAME = 0,
199
200
                REMOTE FRAME = 1
201
               } frame_type;
      bit [10:0] id;
202
203
204
      property prop arb h(n);
       seq_kind(n,ARB H) and
205
206
         seq_length(n,8) and
207
        (packet[n].arb_h.id == id[10:3]);
208
      endproperty
209
210
      property prop_arb_l(n);
211
         seq_kind(n,ARB_L) and
         seq_length(n,4) and
212
213
         (packet[n].arb l.id == id[2:0])
214
         and
215
      (packet[n].arb_l.rtr == frame_type)
216
         and
         (packet[n].arb_h.unused == '0);
217
218
      endproperty
219
220
      11
      // Control
221
     11
222
223
      bit [3:0] payload size;
224
      property prop_control(n);
      seq_kind(n,CTRL) and
225
226
         seq_length(n,6) and
227
         (packet[n].ctrl.ide == 0) and
228
         (packet[n].ctrl.r0 == 0) and
229
     (packet[n].ctrl.dlc == payload_size)
230
         and
231
         (packet[n].ctrl.unused == '0);
232
      endproperty
233
234
      11
235
      // Data payload
236
      11
237
      bit [7:0] random data;
238
239
      property prop_data(n);
240
         seq kind(n,DATA) and
241
         seq_length(n,8) and
242 (packet[n].data.value == random data);
243
      endproperty
244
```

```
245
      11
      // CRC
246
247
      11
248
      bit [15:0] crc;
249
250
      property prop crc h(n);
251
        seq kind(n,CRC H) and
252
         seq_length(n,8) and
253
      (packet[n].crc_h.crc == crc[14:7]);
254
      endproperty
255
256
      property prop_crc_l(n);
257
         seq_kind(n,CRC_L) and
258
         seq length(n,7) and
259
       (packet[n].crc_l.crc == crc[6:0]);
260
      endproperty
261
262
      property prop_crc_delimiter(n);
        seq kind(n,CRC DELIMITER) and
263
264
         seq length(n,1) and
265 packet[n].crc_delimiter.crc_delimiter
   == 1);
266
      endproperty
267
268
      11
269
      // ACK
270
      11
271
      property prop ack(n);
272
         seq_kind(n,ACK) and
273
         seq_length(n,2) and
274
         (packet[n].ack.ack == tx_rx) and
275
     (packet[n].ack.ack delimiter == '1);
276
      endproperty
277
278
      11
279
      // End of frame
280
      11
281
      property prop_eof(n);
282
         seq_kind(n,EOF) and
         seq_length(n,7) and
283
         (packet[n].eof.eof == '1);
284
285
      endproperty
286
287
      11
      // Inter-frame spacing
288
289
      11
      property prop_ifs(n);
290
291
        seq kind(n, IFS) and
292
         seq length(n,3) and
293
         (packet[n].ifs.ifs == '1);
294
      endproperty
295
296
      11
297
      // Terminal for packet
298
      11
299
      property prop_none(n);
300
         seq kind(n,NONE) and
301
         seq terminate length(n);
```

302

endproperty



To better understand these properties, consider the start-of-frame:

| 189 | <pre>property prop_sof(n);</pre> |
|-----|--|
| 190 | seq kind(n,SOF) and |
| 191 | <pre>seq_length(n,1) and</pre> |
| 192 | <pre>(packet[n].sof.sof == '0) and</pre> |
| 193 | <pre>(packet[n].sof.unused == '0);</pre> |
| 194 | endproperty |

On line 190, seq_kind is called with the array index and the kind as defined by the pkt_item_kind_t enumeration (line 157). This sets packet_info[n].kind element to the start-of-frame or SOF, and seq_length sets packet_info[n].length to 1, adds 1 to the total frame bit count, and assigns it to packet_info[n].total_length. These two sequences are included in all the properties, and then any individual field constraints required by the bus protocol are included. For example, the sof field is set to 0 per the CAN bus protocol. For purposes of the CRC calculation, the unused bits are also constrained to 0 since zeros are passed over in the CRC calculation.

Notice that the packet's payload, which can be up to 8 bytes in a basic CAN bus frame, is specified using only one named property, prop_data. This property will be applied multiple times for each byte in the payload. Since we wish to transfer just random data, we are using an unconstrained formal control point, random_data, and assigning it for our data payload. For calculating the CRC, we define a local variable called crc, which will be assigned the calculated CRC value for the CAN frame. The CRC calculation is performed using a function, which is shown in the last step. By themselves, these named properties do nothing, but in the next step, we apply these properties to each element of the packet array so formal knows how to generate the valid CAN frame.

D. Apply the packet constraints

The next step is to apply the property constraints defined above. This is where the actual packet or frame is defined. When we verify our design, we want to check that both the valid and invalid packets are handled correctly; however, it is easier to define the valid packets since they are generally fully specified. For now, our focus will be on defining valid packets, but later we will show how to generate illegal packets.

The key to creating a packet or frame is defining a top level property with conditional statements⁴. Here is what our CAN frame property looks like:

```
// -----
303
304
      // (4) Apply packet constraints
305
      // ------
306
     property prop pkt(n);
        if ( packet_info[n].kind == SOF ) prop_arb_h(n+1)
else if ( packet_info[n].kind == ARB_H ) prop_arb_l(n+1)
else if ( packet_info[n].kind == ARB_L ) prop_control(n+1)
307
308
309
310
        else if ( ( payload_size == 0 ) & ( packet_info[n].kind == CTRL) ) prop_crc_h(n+1)
        else if ( ( payload_size > 0     ) && ( packet_info[n].kind == CTRL) ) prop_data(n+1)
311
        else if ( (( payload_size+3) > n) && ( packet_info[n].kind == DATA )) prop_data(n+1)
312
313
        else if ( (( payload size+3) <= n) && ( packet info[n].kind == DATA )) prop crc h(n+1)
        314
315
316
        else if ( packet info[n].kind == CRC DELIMITER ) prop ack(n+1)
317
        else if ( packet_info[n].kind == ACK ) prop_eof(n+1)
        else if ( packet_info[n].kind == EOF
318
                                                 ) prop ifs(n+1)
319
         else
                                                   prop none(n+1);
320
      endproperty
```

⁴ SVA allows a *case* statement within a property, but not all formal tools currently support it.



The first element in the packet_info array needs set and then all the other constraints fall into place. The code for that is shown in a later step, but Figure 5 illustrates how the prop_pkt property is applied to the packet_info array, and how the *n+1* index actually sets the element type for the *next element* in the array. The prop_pkt property is applied to all packet elements, but this is shown in the final step.



Figure 5: How the prop pkt property sets each element in the packet_info array.

E. Model the packet driving logic

Sending the packet is easily accomplished with some synthesizable SystemVerilog helper code. The helper code also handles the bit stuffing used by the CAN bus protocol. Bit stuffing is used to maintain synchronization by inserting a bit of the opposite polarity every time 5 consecutive bits of the same polarity are transmitted. It is slightly more complicated because bit stuffing is not used while transmitting the fixed length part of the frame from the CRC delimiter to the inter-frame spacing [2]. Plus, the bit stuffing is not used in the calculation of the CRC.

The CAN bus sends one bit of data at a time. Stepping through the CAN frame is accomplished using two pointers—one that specifies the unpacked dimensions of the packet array and one that steps through the packed dimensions of each array element. The unpacked dimension pointer is p in the following code, and n represents the packed dimensions pointer. Instead of driving directly onto the tx output port, an intermediate signal tx_out is used, and then assigned to the tx output using a formal constraint in the next step. The reason for this is to simplify the helper code modeling and give the flexibility of controlling the output easily with additional formal constraints. A transmitted bit counter, tx_bits, is maintained for determining the end-of-frame as shown above on line 17 of the example code. For completeness, the bit stuffing code is included, but it is slightly greyed out to focus on the packet driving logic.

```
321 // -----
322 // (5) Model the packet driving logic
323 // -----
324 bit tx_out; // Data to drive to the output
325 bit [3:0] p;
326 bit [2:0] n;
327 bit prev_tx; // Extra bit stuffing logic in grey
```

```
328
     bit [2:0] same;
329
330
      always @(posedge clk or posedge rst)
331
      begin
332
         if ( rst ) begin
333
           tx_out <= '0;
            p <= '0;
334
335
                   <= $bits(pkt_item_t) - 1'b1;
            n
336
            tx bits <= '0;</pre>
            prev_tx <= '0;</pre>
                  <= '0;
338
            same
339
         end
340
         else begin
341
         // -----
342
343
        // Transfer the data
344
         // ------
345
         if ( pkt vld ) begin
346
347
348
            // Insert bit stuffing
349
            if (( packet info[p].kind inside { [SOF:CRC L] } ) && ( same == 5 )) begin
               tx out <= ~prev tx;</pre>
               same <= '0;
354
               prev tx <= ~prev tx;</pre>
356
           end
           else begin
358
359
              // Drive the packet data
360
              tx out <= packet[p].qbits[n];</pre>
361
362
               // Keep track of how many bits sent
363
               tx_bits <= tx_bits + 1'b1;</pre>
364
365
               // Update pointers
366
               if ( ( $bits(pkt item t) - n ) == packet info[p].length ) begin
367
                  if ( packet info[p].kind == NONE )
                     p <= '0;
368
                                                  // Wrap back to beginning
369
                  else
370
                      p <= p + 1'b1;
                                                  // Next packet item
371
372
                  n <= $bits(pkt item t) - 1'b1; // Start with the top bit</pre>
373
               end
374
               else begin
375
376
                  // Next bit in the packet item
377
                  n <= n - 1'b1;
378
               end
379
               // Bit stuffing tracking
               if ( packet[p].qbits[n] == prev tx ) begin
                  same <= same + 1'b1;</pre>
               end
384
               else begin
                same <= '0;
                 prev tx <= packet[p].qbits[n];</pre>
               end
388
             end
389
           end
390
           else begin
```

```
391
392
               // Clear when not valid
393
                        <= '0;
               р
                        <= $bits(pkt_item_t) - 1'b1;
394
               n
               prev tx <= '0;
                        <= '0;
397
            end
          end
398
399
       end
```

The packet driving logic is highlighted on line 360. The pointers p and n are incremented through the packet, and unused bits are skipped over by looking at the length of each array element as defined in the packet_info array (line 366). Formal synthesizes this code into the logic shown in Figure 6.



Figure 6: Diagram of the modeling code used to drive the packet data.

For the bit stuffing logic in grey, the data transmitted is saved in prev_tx and a counter called same keeps track of the number of consecutive occurrences of the same polarity. When the counter reaches 5, data of the opposite polarity is driven onto the output except during the fixed length parts at the end of the frame.

F. Generate the packet

With everything in place, the last and final step is to add the formal constraints to create the packet of data. First, the packet needs to be initialized:

```
400
     // --
                            _____
401
     // (6) Generate the packet
402
     11
       _____
                            _____
403
404
     // Initialize the packet
405
     asm_pkt_init_start : assume property ( pkt_sof |-> prop_sof(0) );
406
     asm pkt init last
                     : assume property ( prop_none(NUM_ITEMS) );
```

Constraint asm_pkt_init_start assigns the first element in the packet to be a start-of-frame. The last element in the packet array is assigned to be of type NONE, meaning that it is an unused element. The reason for including the extra element at the end of the packet array (NUM_ITEMS+1) is because the packet constraints use *n*+1. Since the properties need to be synthesizable, the extra element is added so that no index out-of-bounds error is generated when referencing packet[n+1] or packet_info[n+1]. In the above code, prop_none(NUM_ITEMS) initializes that last element to NONE since it is not used, but is there to prevent the index out-of-bounds error.

Next, each element in the packet is constrained using the prop_pkt property discussed previously:

```
407
      // Create the packet/frame
408
      for (genvar i = 0; i < NUM ITEMS-1; i++ )</pre>
409
      begin : pkt init
410
         asm init pkt : assume property ( pkt sof |-> prop pkt(i) );
411
      end
412
413
      asm set total frame length :
414
                        assume property ( total bits == packet info[0].total length );
415
416
                             : assume property ( payload size inside { [0:8] } );
      asm pavload size
417
      asm payload size stable: assume property ( pkt vld |-> $stable(payload size) );
```

The generate block handles the packet initialization by assigning the prop_pkt property constraint to each element. Recall, the total_length bit count represents the total number of bits in the frame from that position onwards. Therefore, the total length can be found in element 0 of the packet_info array as shown on line 417. The total_bits variable is set with this assumption and then used to control the end-of-frame signal when the number of transmitted bits (tx_bits) reaches total_bits. In order to constrain the payload size (i.e., number of data elements), the payload is constrained on line 416.

While the <code>asm_init_pkt</code> constraint initializes most of the frame, the CRC still needs to be calculated. A synthesizable function is defined which uses only parts of the frame needed for the CRC calculation. While the specific implementation is not important, it is included here for reference as an example for calculating CRC or checksum:

```
418
     // ------
419
     // CRC functions
420
     // The following is taken from http://blog.qartis.com/can-bus
     // -----
421
     function bit [15:0] can crc next(bit [15:0] crc, bit [7:0] data);
422
        crc ^= 16'(data) << 7;
423
424
425
        for ( int i = 0; i < 8; i++ ) begin
426
            crc <<= 1;
427
            if ( crc & 16'h8000 ) begin
428
              crc ^= 16'hc599;
429
            end
430
        end
431
        return (crc & 16'h7fff);
432
     endfunction : can crc next
433
434
     function bit [15:0] calc crc();
435
         calc crc = '0;
436
         calc crc = can crc next( calc crc, { '0, packet[1].qbits[7:6] });
437
438
         calc crc = can crc next( calc crc, { packet[1].qbits[5:4],
439
                                          packet[2].gbits[7:2] });
         calc_crc = can_crc_next( calc_crc, { packet[2].gbits[1:0],
440
441
                                          packet[3].qbits[5:0] });
442
443
         for ( int i = 4; i < 12; i++ ) begin
444
             if (( payload size + 4 ) > i ) begin
445
               calc crc = can crc next( calc crc, packet[i].qbits );
446
             end
447
         end
448
     endfunction : calc_crc
449
```



Recall on line 248, a variable named crc was defined and used within the named properties prop_crc_h and prop_crc_l. This variable can now be set using the calc_crc() function:

```
450 // Generate the CRC
451 asm_calc_crc: assume property ( pkt_vld |-> crc == calc_crc() && $stable(crc) );
452
```

With the CRC constrained, the frame is now complete. A formal constraint is used to assign the tx_out variable to the tx output, and the packet needs to be held stable during the packet transfer or formal will continue to change the packet structure each clock cycle:

```
453 // Drive the frame
454 asm_drive_data : assume property ( pkt_vld |-> tx == tx_out );
455 asm_undriven : assume property ( !pkt_vld |-> tx == 1'b1 );
456 asm_pkt_stable : assume property ( pkt_vld |-> $stable(packet) );
457 asm_pkt_info_stable: assume property ( pkt_vld |-> $stable(packet_info) );
458
```

The <code>asm_drive_data</code> constraint performs the actual driving of the data to the output. The CAN bus protocol specifies a value of 1 when not driving so <code>asm_undriven</code> provides that functionality.

The last and final step is to write the actual formal assertion or cover properties to perform the formal verification. If driving into a packet parser, the design would typically include a status signal to indicate whether a packet has been successfully received and parsed. In that case, a typical assertion would be to assert that the status signal never indicates an error since we have defined only valid, legal packets. For this CAN bus example, we define a cover property to generate a waveform of the frame:

459 // Generate waveform of frame 460 cov_gen_packet: cover property (prop_transfer);

The cover property waveform is shown in Figure 7. The packet_info shows how the formal constraints have built the packet, specifically the type or kind of each element, which is used for constraining the packet elements. The union member qbits is used to drive the value onto the tx output, which is highlighted in blue in the waveform.

One modification to consider is the ability of specifying bad packets or frames for testing the design's handling of bad input. We start by defining a flag that specifies if the packet is valid (good) or invalid (bad):

```
461 // Used by formal tool to select good or bad packets
462 enum bit { FALSE = 0, TRUE = 1 } pkt_good;
```

Next, we modify the properties we already defined. We create a new property that will set the kind, length, and call our previous properties. For example:

| - | clk | กลายการการการการการการการการการการการการการก |
|--------------|----------------------|--|
| ☆ ₽ << | Target>>::tx | |
| 0- | pkt_sof | |
| 0- | pkt_eof | |
| 0- | pkt_vld | |
| ₽ | t¥ | |
| o- 🛨 | crc | 16'Hod3F |
| o- ± | packet[0].qbits | 8,400 |
| o - 🛨 | packet[1].qbits | 8'h6a |
| o- ± | packet[2].qbits | 8'h10 ID9 ID8 |
| o- ± | packet[3].qbits | 8'h0c |
| o- ± | packet[4].qbits | 8'hd5 ID5 IT4 ID4 ID5 |
| o- ± | packet[5].qbits | 8'hd5 102 101 |
| o- ± | packet[6].qbits | 8'hd5 ORTR OLDE |
| o - 🛨 | packet[7].qbits | 8'hla 0'r0 stuff bit 0 Di Ca |
| o - 🛨 | packet_info[0].kind | |
| o- ± | packet_info[1].kind | |
| o- ± | packet_info[2].kind | |
| o- ± | packet_info[3].kind | CTRL → DAIA3 gr 0 → stuff bit → DATA2 g g |
| o - ± | packet_info[4].kind | |
| o- ± | packet_info[5].kind | |
| o- ± | packet_info[6].kind | |
| o- ± | packet_info[7].kind | |
| o- ± | packet_info[8].kind | |
| o- ± | packet_info[9].kind | |
| o - 🕀 | packet_info[10].kind | 10X → CRC0 → CRC Delimiter + |
| o- 🛨 | packet_info[11].kind | |
| 0- 🛨 | packet_info[12].kind | |
| O- 🛨 | packet_info[13].kind | |
| O- 🛨 | packet_info[14].kind | |
| 0- 🛨 | packet_info[15].kind | |

Figure 7: Example CAN frame generated by formal using a cover property.

```
189 property prop_sof(n);
190 seq_kind(n,SOF) and
191 seq_length(n,1) and
192 (packet[n].sof.sof == '0) and
193 (packet[n].sof.unused == '0);
194 endproperty
```

Is changed to:

```
189 property prop_sof(n);
    (packet[n].sof.sof == '0) and
190
191
      (packet[n].sof.unused == '0);
192 endproperty
193
194 // Add new property
195 property prop_pkt_sof(n);
       seq_kind(n,SOF) and
195
196
       seq_length(n,1) and
197
       if ( pkt_good ) prop_sof(n)
198
       else _____ not(prop_sof(n));
199 endproperty
```



The pkt_good flag tells formal to use the valid packet constraints or set it to the opposite. Once we modify each constraint, we modify the pkt_prop constraint to call the new properties instead (e.g., prop_pkt_sof shown above). Then to generate a good or bad packet, we just include the prop_good flag in the assertions or cover property:

The not (pkt_good) causes formal to set pkt_good == FALSE, which in turn affects the conditional statements in the packet properties.

III. RESULTS

Performance between formal tools varies using this approach. Compilation is typically very quick (usually seconds) provided the packet structures are sliced small enough to be efficient for formal. The author has personally used this approach for verifying Ethernet jumbo frames (9000 bytes) on a real-world Ethernet parser. Generating a packet waveform as in Figure 7 takes a bit more time. In this example of a CAN bus frame, results vary between the major EDA vendors between 20 seconds to 1 minute. However, for the larger Ethernet example, generation times were typically between 3 to 6 minutes.

Developing the constraints and modeling code discussed in this paper is typically much less time than developing a UVM environment. For example, this CAN bus example was developed over a couple days, including learning the bus protocol. With this approach, no test cases were needed nor did any corner case need specified. All that is needed is the requirements for the design and the appropriate assertions and cover properties specifying whether to use a good or bad packet. Formal will do the rest and thoroughly test your design without the weeks or months of developing a simulation testbench. The added advantage is that the formal constraints used to specify the packet or frame can also be used with simulation and complement other verification environments. Assumptions specified for formal become assertions in simulations so they can be used as extra checks in simulation to verify that the stimulus was generated correctly.

Indeed, the formal constraints are perhaps the easiest part to this approach. Developing the appropriate modeling code is typically much more time-consuming. In this example, adding in the bit stuffing and the CRC calculation proved to be the more difficult and time-consuming component than developing the constraints. While not all data path problems are solvable using formal, this approach demonstrates that with a little ingenuity and understanding how a formal tool synthesizes and solves problems, even complicated packet-based protocols are within the possibility of formal verification.

REFERENCES

- [1] Wikipedia, "IPv4," [Online]. Available: https://en.wikipedia.org/wiki/IPv4. [Accessed 26 07 2022].
- [2] Wikipedia, "CAN bus," [Online]. Available: https://en.wikipedia.org/wiki/CAN_bus. [Accessed 28 July 2022].

ABOUT DOULOS

For over 30 years Doulos has been dedicated to developing the skills, capability and productivity of engineers designing the latest technologies. The essential choice for independent training to over 5,000 companies spanning more than 75 countries, Doulos provides scheduled classes and bespoke team training both In-Person and Live Online. The course portfolio includes hardware design and verification languages and methodologies, embedded software, AI and deep learning.



About the Author



Doug Smith is a verification engineer and instructor for Doulos with expertise in UVM and formal technologies. He has been using formal technology for several decades, performing formal verification on many kinds of designs and formal applications. Likewise, he has provided formal consulting and application support at both Siemens EDA and Jasper DA. At Doulos, he delivers training in formal technology, hardware description languages, and verification methodologies.