1 hour session (All Time Zones)
Presenter: Doug Smith
A UVM testbench is a large and complex piece of software. At some stage, like any other large and complex piece of software, a verification environment written using UVM is going to require debugging. There are various debugging features built into UVM to help with this.
In this webinar Doulos Senior Member Technical Staff, Doug Smith, explores the various features in UVM to help you debug your UVM environment, your test cases, and your design under test.
At the end of the webinar Doug will also look at an example of tool support features for debugging UVM using the Cadence® Xcelium™ Logic Simulator.
Doug Smith - Doulos Senior Member Technical Staff will present this training webinar, which will consist of a one-hour presentation with interactive Q&A available to attendees throughout.
Attendance is free of charge
If you have any queries, please contact firstname.lastname@example.org