Webinar Overview:

Although SystemVerilog is perhaps most widely used in the context of hardware verification, it also contains many features directly relevant to FPGA hardware designers. We explore the features of SystemVerilog that are useful for RTL synthesis using Vivado® ML Tools from AMD Xilinx, showing how the RTL SystemVerilog language constructs have been optimized for productivity and reliability.

We start from the basic principles of RTL coding style in SystemVerilog, then focus on the language features that allow FPGA hardware designers to work very efficiently while at the same time avoiding synthesis pitfalls.

Content Summary:

• Introduction
• SystemVerilog in Vivado ML Tools
• Modules, ports, parameters, and hierarchy
• Combinational and clocked logic
• Assignments and procedures
• Control constructs and operators
• Hardware-oriented data types including packages
• Interfaces and Modports

Attendance is free of charge

If you have any queries, please contact webinars@doulos.com

---

More FREE online support resources with Doulos KnowHow

Doulos Knowhow includes

• Technical information
• Coding examples
• Guidelines
• Tips
• Tutorials
• Video guides
• Downloads

Visit www.doulos.com/knowhow

---

Related training available from Doulos:

• Comprehensive SystemVerilog »
• Comprehensive SystemVerilog ONLINE »
• Xilinx Vivado FPGA Design Essentials ONLINE »
• Xilinx Vivado Advanced FPGA Design ONLINE »
• View full Doulos training schedule »         

Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.