Global training solutions for engineers creating the world's electronics products

Versal ACAP Workshop ONLINE

Standard Level - 2 sessions (4 hours per session)


With thanks to Xilinx for sponsoring this workshop:
It is now available to attend FREE OF CHARGE (Usual price $990 / €840) 


The Xilinx Versal ACAP platform is multi-featured, offering unprecedented system level performance and integration. 

This informative workshop (delivered in 2 half day sessions) is a comprehensive and practical introduction to the features and capabilities. 

We’ll first cover the broader Versal ACAP device.  We’ll then focus on a practical example, optimizing a given application for the AI Engine resources.

The workshop is designed to maximize individual engagement and learning.  Each attendee is encouraged to informally ask pertinent questions throughout, to actively participate in the learning process. 

Who should attend & pre-requisites

Software and hardware developers, system architects, and anyone who wants to learn about the Xilinx Versal ACAP device.

What will I need?

The workshop has been created to be accessible by a wide audience with standard technology requirements.

If you have not attended a Doulos workshop or webinar before, you can check your connection with the meeting service here »

 

Workshop Agenda

Delivered across 2 half-day sessions 

Versal ACAP: Structural OverviewBig picture overview, processing engines, connections and capabilities.

Intro to AI Engines
Scalar and vector processing unit, SIMD data-path, multi-kernel control and communication

PS  OverviewIntroduce the A72 and R5F processors, MPSoC migration, the role of the PMU, device boot, etc.

PL Fabric – The traditional FPGA fabric, encompassing enhanced layout, clocking, and slice capabilities

NoC ResourcesOverview for Versal ACAP communication backplane, data-transfer, DDR controller

Enhanced DSP58New features, layout and operational modes for PL fabric-based DSP building blocks  

AIE Vector DatatypesDeclaring vector datatypes required for the high-performance SIMD data-paths

Intrinsic(s) CodingIntroduction to proprietary syntax for maximizing AI engine vector processing

FIR Filter Coding for AIEA step-by-step working example for 1GHz+ FIR filter targeting AI engine 

 

Please come prepared to actively participate and engage directly with the workshop facilitator.

What's the timetable?

This workshop is delivered in 2 half-day sessions of interactive training comprising presentations with Q&A.

  • The session duration is up to 4 hours 
  • Start times:
    • Europe and Asia Time Zones:
      1200 UK | 1300 Central Europe | 1630 India (IST)
    • Americas Time Zones:
      0830 Pacific | 1030 Central | 1130 Eastern
  • There are no specific hardware requirements for this training please check your connection with GoToWebinar if you have not used it to attend a Doulos event before.
What does it cost?

The workshops in September 2021 have kindly been sponsored by Xilinx, and are now available to attend FREE OF CHARGE.

Usual value of this training is $990 / €840 


Versal ACAP Workshop Schedule - September 2021

Register using the link below for FREE 

*** EXTRA CAPACITY AVAILABLE ***


13-14 Sep 2021 - ONLINE EurAsia - Book now >

15-16 Sep 2021 - ONLINE EurAsia - Book now >

20-21 Sep 2021 - ONLINE Americas - Book now >

22-23 Sep 2021 - ONLINE Americas - Book now >

27-28 Sep 2021 - ONLINE Americas - Book now >

29-30 Sep 2021 - ONLINE EurAsia - Book now >


Looking for team-based training, or other locations?

Complete an enquiry form and a Doulos representative will get back to you.

Enquiry FormPrice on request