FPGA designers, logic designers and anyone who needs an in-depth knowledge of the PCIe protocol
After completing this comprehensive training, you will know how to:
Lab 1: Packet Decoding – This lab explores what really happens on the link between a root complex and the endpoint. Various packets, including the Physical Layer, Data Link Layer, and Transaction Layer packets are explored. Insight as to what is actually transpiring on the lanes becomes a powerful tool for understanding the protocol as well as debugging various link issues.
Complete an enquiry form and a Doulos representative will get back to you.
Enquiry FormPrice on request