This course comprises:
Vivado Design Suite, Vivado Advanced XDC & STA and UltraFast Design Methodology *
with an additional introductory day on essential FPGA design
Day 1 is specifically designed for designers who are new to Xilinx devices. This day will enable you to:
Days 2 and 3 provide introductory training on the Vivado Design Suite. Learn about the Vivado Design Suite projects, design flow, Xilinx design constraints, and basic timing reports.
In days 4 and 5, learn the underlying database and Static Timing Analysis (STA) mechanisms. Utilize Tcl for navigating the design, creating Xilinx Design Constraints (XDC), and creating timing reports. Learn to make appropriate timing constraints for SDR, DDR, source-synchronous and system-synchronous interfaces for your FPGA design.
You will also learn about:
* This training by Doulos is based on materials provided by Xilinx® from the following courses :
PLEASE NOTE: Engineers who are already familiar with Xilinx 7-series or UltraScale devices devices with some Xilinx ISE Design Suite experience may prefer to attend the 4-day Vivado Adopter Class (which omits day one of this training, that's designed for new users). Please contact Doulos to discuss your specific requirements.
Engineers wishing to design with 6-series devices should contact Doulos for further information.
* This course focuses on the UltraScale and 7 series architectures. Check with Doulos for the specifics of the in-class lab environment or other customizations.
After completing this comprehensive training, you will have the necessary skills to:
The following topics are included in the course materials and, if time permits, may be covered during the course at the instructor’s discretion and according to the delegates’ interest.
Complete an enquiry form and a Doulos representative will get back to you.
Enquiry FormPrice on request