Webinar Overview:

This webinar will explore the most common mistakes users of SystemVerilog make. These mistakes have been identified by observing the lab work of students participating in Doulos training classes. The webinar aims to help you avoid the pitfalls and, in the process, get your designs working faster.

Doulos CTI Brian Jensen, will explore the topics listed below and provide useful tips and resources to help you. Practical examples will be provided using QuestaSim from Siemens-EDA in the online simulation environment EDA Playground. The webinar will include live interactive Q&A participation for attendees with Doulos technical experts.

Topics include:

• Wire vs Variable Assignments
• Static vs Automatic Variables
• Static vs Automatic Tasks
• Assignments in Tasks – Pass-by-Copy
• Assignments in Tasks – Pass-by-Reference
• Enumerations
• struct and packed struct
• Equality Operators
• Equality between vectors
• SVA Temporal Behavior

If you have any queries, please contact webinars@doulos.com

---

More FREE online support resources with Doulos KnowHow

Doulos Knowhow includes

• Technical information
• Coding examples
• Guidelines
• Tips
• Tutorials
• Video guides
• Downloads

Visit www.doulos.com/knowhow

Related training available from Doulos:

• Comprehensive SystemVerilog »
• Comprehensive SystemVerilog ONLINE »  
• View full Doulos training schedule »         

Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.