Doulos are pleased to announce three webinars this Autumn as part of their on-going commitment to providing high value, cutting edge KnowHow resources:

• Friday Sep 21: First Steps with UVM: Writing Tests »

• Friday Oct 5: VHDL vs SystemC vs SystemVerilog »

• Friday Nov 2: Sythesis friendly SystemVerilog »

Registration and attendence is free of charge.