Global training solutions for engineers creating the world's electronics


The Verification Methodology Manual for SystemVerilog (VMM) specifies a functional verification methodology, and defines the VMM Standard Library implemented in SystemVerilog.

VMM includes constrained random stimulus generation, functional coverage collection, assertions, and transaction-level modelling. VMM's layered structure and channel-based communication model make it suitable for building both very simple and very complex functional verification environments.

Please Note:
This methodology has been superceded in recent years by the
Universal Verification Methodology and is no longer supported by Doulos.