Global training solutions for engineers creating the world's electronics

NEW SYSTEMVERILOG AND UVM FLEXIBLE TRAINING

In association with the Doulos Certified Training Partner in India - Test & Verification Solutions - we are pleased to announce a unique flexible training program available in Bangalore:

Courses available: SystemVerilog Flexible Training and UVM Flexible Training

Course features:

  • These flexible courses are self-paced training programs based on Doulos online training materials which are accessible on-demand for the duration of the training.
  • Location: Online on-demand during week days. T&VS Bangalore office (for Saturday lab sessions)
  • Duration:
    • Fast Track Course: 4 weeks (approx 4 hours per day, 5 days per week)
    • Slow Track Course: 8 weeks (approx 2 hours per day, 5 days per week)
  • Delegates also have access to :
    • Expert tutor support (by email) to answer queries and provide support for the labs.
    • Saturday workshops at the end of each week for both the Fast Track and Slow Track located the T&VS Bangalore Offices including:
      • 6 hours of assisted Face-to-Face labs - for the Doulos practical online labs
      • 2 hours of lab sessions with T&VS VIP and test benches.
    • online access to EDA playground - an online portal for running labs and having group discussions.
  • Delegates will receive a "Certificate of Completion" at the end of the training


Interested? Email your contact details to Doulos today and we will call you back
»



View full international training schedule
»

Best-in-Class Training

For over 25 years, Doulos has set the global standard for high quality, independent technical training in hardware design and verification, embedded software and system design.

Offered in cooperation with verification specialists Test and Verification Solutions India Pvt Ltd, the courses on offer deliver project ready skills and expert knowhow in SystemVerilog/UVM, VHDL, the latest Arm Cores, and system level modelling using SystemC and TLM-2.0.

 

Upcoming Live Webinars

Image 1

The Keys to SystemC & TLM-2.0

Friday December 13 2024

1 hour session (All Time Zones)

This webinar is aimed at hands-on hardware or software engineers who might know Verilog or C but have no previous experience of SystemC. It will explain what you need to know to be successful with SystemC.

Register Now

Image 1

Designing with AMD Kria SOMs

Tuesday December 17 2024

1 hour session (All Time Zones)

This webinar will walk through the design process for using AMD Kria SOMs, including the use of Vivado and Vitis.

Register Now

Image 1

C/C++ Memory Management: Design and Debugging

Wednesday December 18 2024

1 hour session (All Time Zones)

This webinar explores best practices for avoiding memory issues in design and debugging memory usage issues in C and C++.

Register Now

Image 1

Signal Integrity PCB Vias and Remedies

Wednesday January 15 2025

30 minute session (All Time Zones)

This webinar will explore the effects of routing vias and connector plated through holes on very high data rate signals using actual test results from as-built PCBs.

Register Now

Image 1

Edge Machine Learning - Project Tips & Tricks

Friday January 17 2025

1 hour session (All Time Zones)

This webinar will provide some useful directions for incorporating machine learning within your next embedded project.

Register Now