Free Online Training Events
Free Technical Resources
Auch bekannt als C-based Design: High-Level Synthesis with Vivado HLS by Xilinx. Früher AutoESL.
Bitte beachten Sie: Hier handelt es sich um ein ONLINE-Training mit LIVE Dozent.
Es behandelt bei ähnlichem Lernerfolg den selben Inhalt wie ein klassisches Training.
Course Dates: | |||
---|---|---|---|
September 30th, 2019 | ONLINE EurAsia | Enquire | |
October 21st, 2019 | ONLINE Americas | Enquire | |
indicates CONFIRMED TO RUN courses. |
Friday March 28 2025
1 hour session (All Time Zones)
We will explore the features of SystemVerilog that are useful for RTL synthesis using the Vivado™ Design Suite from AMD, showing how the RTL SystemVerilog language constructs have been optimized for productivity and reliability.
Wednesday April 30 2025
1 hour session (All Time Zones)
This webinar will introduce you to the Universal Verification Methodology. The aim is to provide you with a base to start learning the rest of UVM, starting at why you would want to use it and the key components of a UVM test bench.