Global training solutions for engineers creating the world's electronics
Menu
1 hour session (All Time Zones)
Presenter: Matthew Taylor
Time: 10-11am (GMT) 11-12pm (CET) 2.30-3.30pm (IST)
Time: 10-11am (PST) 11-12pm (MST) 12-1pm (CST) 1-2pm (EST)
This webinar will introduce you to the Universal Verification Methodology.
The aim is to provide you with a base to start learning the rest of UVM, starting at why you would want to use it and the key components of a UVM test bench. The webinar will provide an overview of the DUT interface and Sequencer-Driver communication.
The webinar will help you to understand:
This webinar is run in partnership with Siemens EDA and will feature code examples running in the Questa Advanced Simulator. The aim is to help you go on to learn the rest of UVM or to understand the rationale and working of automatically generated UVM code such as that produced by the Siemens EDA UVM Framework and Doulos' Easier UVM code generators.
Matthew Taylor , Doulos Senior Member Technical Staff will present this training webinar, which will consist of a one-hour presentation with interactive Q&A available to attendees throughout.
Attendance is free of charge
If you have any queries, please contact webinars@doulos.com
Visit www.doulos.com/knowhow
Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.
