Deep Dive into the UVM Register Layer

Webinar Overview:

This webinar focusses on three specific aspects of the UVM register layer that will help you to model in UVM some of the less obvious ways in which registers can behave, such as non-linear addressing, burst access mode, registers accessed through an embedded CPU and quirky registers.
The following topics will be covered:

• Using user-defined front doors and back doors to extend the capabilities of the register layer beyond sending simple request and response transactions to the DUT.
• Understanding the role played by the predictor in updating the register model and how to use the predictor in the presence of user-defined front doors.
• Using register callbacks to model quirky register behaviors, the side-effects of register reads and writes, and aliased registers.
• Exactly what changes you can and cannot make to UVM code without disturbing the random stimulus generation.

Used together, these topics provide an important set of mechanisms for extending the capabilities of the register layer in many useful ways.

We will show code examples that can be run in the Cadence® Xcelium™ Parallel Simulator.

Attendance is free of charge

If you have any queries, please contact webinars@doulos.com

---

More FREE online support resources with Doulos KnowHow

Doulos Knowhow includes

• Technical information
• Coding examples
• Guidelines
• Tips
• Tutorials
• Video guides
• Downloads

Visit www.doulos.com/knowhow

---

Related training available from Doulos:

• UVM Adopter Class »
• UVM Adopter Class ONLINE »    
• View full Doulos training schedule »         

Please contact Doulos to schedule a public course to suit you, or to discuss onsite training.