Global training solutions for engineers creating the world's electronics

Central Europe

Onsite and Customised Training
All Doulos courses can be delivered onsite and customised to meet your exact requirements. Doulos excels at tailoring course content, duration, EDA tool and technology contexts to maximise the value of training. If you have 3 or more engineers to train, please contact the Sales Team for further details. Tuition can be delivered in German or English.

Public Courses

Public courses for Central Europe are usually taught in English. However, depending on-demand can be delivered in German. They are scheduled regularly in Munich at venues within easy reach of the airport and public transport.
View course schedule at www.doulos.com/courses >>

Arm Approved Training Center (ATC)

An Arm Approved Training Center since 2002, Doulos has delivered Arm training to more than half of the world's top ten semiconductor companies, plus Arm customers in a range of application spaces. Doulos is the only Arm Approved Training Partner with a fully independent background in the EDA industry, and the only ATC in the SoC design and verification space with a full scope supporting training portfolio.

Uniquely, two streams of training cater for the specific needs of SoC Designers integrating Arm cores and Software Developers creating applications for Arm based systems.

Booking Enquiries

Please call +49 (0)511 1659 4160, email info.de@doulos.com or select „Make an enquiry" from the course description or course schedule pages.

Client List

Our Central European client base ranges from small businesses with one-off training reqirements, to multi-nationals requiring the development of complete training programmes. Infineon, Nokia, Siemens, Motorola, NXP, Philips, AMD and Micronas are just some of our Central European clients.

Upcoming Live Webinars

Image 1

Designing with AMD Kria SOMs

Tuesday December 17 2024

1 hour session (All Time Zones)

This webinar will walk through the design process for using AMD Kria SOMs, including the use of Vivado and Vitis.

Register Now

Image 1

C/C++ Memory Management: Design and Debugging

Wednesday December 18 2024

1 hour session (All Time Zones)

This webinar explores best practices for avoiding memory issues in design and debugging memory usage issues in C and C++.

Register Now

Image 1

Signal Integrity PCB Vias and Remedies

Wednesday January 15 2025

30 minute session (All Time Zones)

This webinar will explore the effects of routing vias and connector plated through holes on very high data rate signals using actual test results from as-built PCBs.

Register Now

Image 1

Edge Machine Learning - Project Tips & Tricks

Friday January 17 2025

1 hour session (All Time Zones)

This webinar will provide some useful directions for incorporating machine learning within your next embedded project.

Register Now