Find a Training Course

Doulos announces significant revision and updates to its established SystemVerilog portfolio at DVCon San Jose

February 2013|Press release

Doulos is pleased to announce a significant revision and updates to its established SystemVerilog portfolio at DVCon 2013 in San Jose.

The Doulos portfolio of SystemVerilog training classes has been delivering project-ready skills to the industry since the development of the standard language for both design and verification in 2004.

Since its inception the spectrum of application and utility for SystemVerilog has developed significantly. In line with the demands for finely tuned training programs for application to both design and verification contexts, Doulos has led the market in providing 'fit for purpose' training programs that have rightly been referenced by customers in all parts of the industry.

In its 10th year of delivering SystemVerilog training, Doulos is announcing the results of a major revision which includes some new advanced materials on UVM and new in-depth course programs for SystemVerilog & UVM practitioners.

This program will be available from May 2013 and includes:

NEW: Intensive SystemVerilog & UVM
Accelerated program for verification teams delivered in an intensive productive format
ENHANCED: UVM Adopter Class
Now 4 days of in-depth content to ensure most complete ready-to-go preparation for real-life UVM projects
NEW: SystemVerilog Primer Class
Flexible access to foundational knowledge for SystemVerilog application
REVISED: Comprehensive SystemVerilog
Updated with current best practice - now scheduled globally in 10 locations covering North America, Europe and India

See the Doulos SystemVerilog training portfolio »

For further details please contact: info@doulos.com or your local Doulos office

About DVCon

DVCon is the premier conference for discussion of the functional design and verification of electronic systems.

DVCon is sponsored by Accellera Systems Initiative, an independent, not-for profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit www.accellera.org.

For more information about DVCon, please visit www.dvcon.org.
Follow @dvcon on Twitter or to comment, please use #dvcon.

Global training solutions for engineers creating the world's electronics

Find a Training Course

Doulos announces significant revision and updates to its established SystemVerilog portfolio at DVCon San Jose

This program will be available from May 2013 and includes:

Top stories

Find a Training Course

Doulos announces significant revision and updates to its established SystemVerilog portfolio at DVCon San Jose

This program will be available from May 2013 and includes:

Sign up for updates

Top stories